Has anyone made a signed flooring or euclidean division circuit? Despite being well suited for 2's complement representation on top of just being more useful than truncating division and remainder, I can't see to find anyone who's actually made a silicon or FPGA implementation of it to compare against a truncating division circuit.