Hi all, is there any example testbench, makefile, or documention/instructions, of how to do a gate level simulation of our digital design within the whole chip (including the Management SoC)? In Verilog (not cocotb)?
Linen is a search-engine friendly community platform. We offer integrations with existing Slack/Discord communities and make those conversations Google-searchable.
