My team is working on building simple digital blocks using standard cells and observing LVS error due to the ports mismatches. Actually we have port mismatch errors between schematic netlist and layout netlist on Nwell and Psub connection. Is there anyone that has ever experienced it?

Normally the

tapvpwrvgnd

cell is added to connect the nwell and psubstrate. Are you building these designs manually?