OpenLane 2 now has a new (experimental) flow besides classic,

VHDLClassic

As the name implies, this flow uses VHDL files as an input instead of Verilog files.

Whether it allows mix of .v and .vhd ?

enabled with GHDL plugin?

Yes to GHDL, no to `.v`/`.vhd`