Hai all, Herewith I have attached the screenshots of LUT4AB tile running flow and .JSON which is used for eFPGA. Kindly suggest your ideas with me to rectify setup violation. Advance thanks.

Just an idea: Try to reduce the speed of the whole design?

Thanks for your response. I will try with your idea.