Validating Caravel SoC + User Project Design on FPGA: https://github.com/bol-edu/caravel-soc_fpga https://lu.ma/v37ub54h