https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
r

Raymond Yang

05/09/2023, 2:35 AM
I am excited to claim that the tapeout works according to the theory. In particular: ā€¢ the analog section correctly performs delta sigma modulation, however how good the performance is, is yet to be determined ā€¢ the digital section is still under test
šŸŽ‰ 3
t

Tim Edwards

05/09/2023, 2:39 AM
Do you have any idea what the issue was when we were looking at it on the bench last Friday?
r

Raymond Yang

05/09/2023, 2:39 AM
Yeah, the blink program's io configs were uploaded to the dev board, which designated all pins as mgmt outputs ...
t

Tim Edwards

05/09/2023, 2:42 AM
I would have thought we would have checked that. But it was getting late, and we were getting a bit rushed.
r

Raymond Yang

05/09/2023, 2:43 AM
I should have read through the setup but I thought I could get away with it since our project was an analog one šŸ˜„
t

Tim Edwards

05/09/2023, 2:44 AM
Strictly speaking, it's mixed-signal.
r

Raymond Yang

05/09/2023, 2:44 AM
That is accurate
t

Tim Edwards

05/09/2023, 2:44 AM
I am going to keep pestering you for performance measurements. : )
r

Raymond Yang

05/09/2023, 2:45 AM
šŸ˜†
will work with @Yaqing Xia to get the results soon