https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
j

Junbeom Park

04/29/2023, 9:44 AM
Hello. I'm using xschem with gf180mcu PDK. There are many digital stdcells I can use in xschem with SKY130 PDK. But I couldn't find them in xschem with gf180mcu PDK. Should I manually design latches, flip-flops, etc. to use them? or is there any sources that I can use in xschem? Thank you for reading my question.
s

Stefan Schippers

04/29/2023, 10:57 AM
@Junbeom Park I need to add these standard cells, will take an action, since now the gf180 pdk is quite stabilized. The gf180 standard cells have different naming conventions and different pin names w.r.t sky130: (A1,A2, Z) vs (A,B,X) for a nand gate, for example, so porting from sky130 is doable but requires some work. I am sending a simple test schematic that uses a AND2_1 symbol and uses the spice definition from the pdk. Create an empty directory, place an xschemrc file in it. You need to set the following variables in your xschemrc according to your
gf180mcu
installation:
set PDK_ROOT /usr/local/share/pdk
set PDK gf180mcuA
set XSCHEM_LIBRARY_PATH {}
append XSCHEM_LIBRARY_PATH ${XSCHEM_SHAREDIR}/xschem_library
append XSCHEM_LIBRARY_PATH :$PDK_ROOT/$PDK/libs.tech/xschem
append XSCHEM_LIBRARY_PATH :$env(PWD)
set 180MCU_MODELS ${PDK_ROOT}/$PDK/libs.tech/ngspice
set 180MCU_STDCELLS  ${PDK_ROOT}/$PDK/libs.ref/gf180mcu_fd_sc_mcu7t5v0/spice
Then place the attached files in the directory. the AND2_1 symbol has the following attributes set (descend into the symbol and press 'q'):
type=primitive
function2="0 1 &"
format="@name @@A1 @@A2 @@Z @VDD @VNW @VPW @VSS @prefix\\and2_1"
template="name=x1 VDD=VDD VNW=VDD VPW=VSS VSS=VSS prefix=gf180mcu_fd_sc_mcu7t5v0__"
extra="VDD VNW VPW VSS prefix"
In above attributes the order of pins in the format attribute (@@A1 @@A2 ....) must match the order of the pins in the pdk spice file (gf180mcu_fd_sc_mcu7t5v0.spice). In the example I am using the 7 track 5V stdcells set. You can use the 3.3V as well by updating the 180MCU_STDCELLS variable and the prefix template in the symbol. If you open the test_stdcells.sch schematic you will see a testbench for a simple AND2_1 simulation.
1.png