https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
k

Karla Julieth Camacho Mercado

04/24/2023, 5:02 PM
Hello everyone, I hope you are doing well. I would like to know the variation in SS, FF, SF, and FS corners with respect to TT corner. I know that, for example, in Slow corner, the transistor will have a slightly larger polysilicon gate than typical, but I don't know by how much.
@Stefan Schippers @Tim Edwards @Tim 'mithro' Ansell
a

Arman Avetisyan

04/25/2023, 5:57 AM
The easiest way is to take a look at E-test and run a spice simulation.
t

Tim Edwards

04/26/2023, 1:22 PM
There will be a large number of parameter variations incorporated into each corner. In sky130, for example, you'll find these in the SPICE models under
$PDK_ROOT/sky130A/libs.tech/ngspice/corners/
. It is not too productive to try to find individual contributors to the corner models. However, for example, in
ss.spice
you can find where it picks up slow corner parameters for each device, so tracking that down to
$PDK_ROOT/sky130A/libs.ref/sky130_fd_pr/spice/sky130_fd_pr__nfet_01v8__ss.pm3.spice
, you'll find the primary contributors to corner variation for the 1.8V nFET, e.g.:
toxe = 4.299402e-09
Here I'm ignoring the mismatch contribution. Compare that to the file
sky130_fd_pr__nfet_01v8__tt.pm3.spice
:
toxe = 4.148e-09
and you can see that the slow corner model has a gate oxide thickness that is 0.1514 nm thicker than the typical corner model.
k

Karla Julieth Camacho Mercado

04/26/2023, 2:14 PM
@Tim Edwards Wow! That info is great! Thank you very much for your reply! It's just what I was looking for.