@Stefan Schippers @Tim Edwards Is there away to create a symbol includes verilog or a-verilog code, then simulate it with analog circuit? Thanks

Yes. There was a lot of discussion about this in #reram

@Tim Edwards Thanks. I joined the channel