Welcome!

xyzzhangfan

joined #general.

Last day to book your seat, contact to book - https://api.whatsapp.com/send/?phone=919817182494&text=Hi+vlsideepdive%2C+I+have+a+query&type=phone_number&app_absent=0

TCL (Tool Command Language) scripts are extensively used to automate various tasks. Here are some types of useful TCL scripts that are commonly employed in VLSI: Don't miss the TCL boot camp starting tomorrow - contact to book - https://api.whatsapp.com/send/?phone=919817182494&text=Hi+vlsideepdive%2C+I+have+a+query&type=phone_number&app_absent=0 Design Compilation Scripts: Automate the process of compiling RTL (Register Transfer Level) designs into gate-level representations. This can include synthesizing the design, running lint checks, and generating reports. Simulation Control Scripts: Used for automating the simulation of VLSI designs. These scripts can set up simulation environments, run simulations for different test cases, and collect results. Design Verification Scripts: Facilitate the verification process by automating regression testing, managing testbenches, and handling the execution of various verification tools. Timing Analysis Scripts: Used to automate the process of static timing analysis, which is crucial for ensuring that the design meets its timing requirements. These scripts can set up the analysis environment, run the analysis, and parse the results. Physical Design Automation Scripts: Assist in various stages of physical design like floorplanning, placement, and routing. They can automate repetitive tasks, run design rule checks (DRC), and generate layout reports. Power Analysis Scripts: Automate the process of power analysis to estimate the power consumption of the VLSI design. This includes setting up the environment, running the analysis tools, and parsing the power reports. File Management and Data Parsing Scripts: Help manage large sets of design files, parse log files, extract specific data, and generate summary reports. Design for Test (DFT) Scripts: Used to automate tasks related to DFT, such as inserting test structures, running ATPG (Automatic Test Pattern Generation), and analyzing test coverage. Library Characterization Scripts: Automate the process of characterizing standard cell libraries, which involves running simulations under different conditions and extracting performance data. Tool Integration and Custom Tool Development: Create custom tools or scripts that integrate various EDA (Electronic Design Automation) tools to streamline the design process.

Happy to announce our MPW2 LDO is working as expected.

My Talk on Empowering Semiconductor Workforce Development at the 1st Annual SemiX Summit 2023, IIT Bombay Exciting News Just For You! I am thrilled to extend a special invitation to you for an event that promises to be nothing short of revolutionary. As a valued member of our community, you are cordially invited to join us at the 1st Annual SemiX Summit 2023 at the prestigious Indian Institute of Technology (IIT) Bombay. My Talk on Semiconductor Workforce Development It is with great honor and a sense of profound responsibility that I announce my participation as a speaker at this esteemed summit. My talk will focus on "Next-Gen Semiconductor Expertise: Nurturing Growth through Scalable, Product-Focused Skilling." This is an opportunity to dive deep into the world of semiconductor technology and explore how we can collectively foster a skilled workforce to meet the challenges of tomorrow. A Gathering of Minds I will be sharing the stage with some of the brightest minds in the field, including my guides and mentors, Prof. Madhav Desai, Prof. Swaroop Ganguly, Prof. Dipankar Saha, and Prof. Maryam. Their insights and contributions to the semiconductor industry have been monumental, and it is a privilege to be amongst such esteemed companies. An Open Invitation to Educators For all the educators, especially those in the Mumbai region, this is not just an invitation to attend. It is a call to collaborate. Let’s discuss how we can work together to cultivate the next generation of talent in VLSI and semiconductors. Be Part of the Change This summit is more than an event; it’s a beacon for future innovations. Whether you're an industry professional, an academic, or simply an enthusiast of cutting-edge technology, your presence will add immense value to the conversation. Mark Your Calendars The 1st Annual SemiX Summit 2023 at IIT Bombay is not just an event; it's a stepping stone towards a more innovative future. So mark your calendars, and let’s embark on this journey of knowledge and discovery together!

Contact to book - https://api.whatsapp.com/send/?phone=919817182494&text=Hi+vlsideepdive%2C+I+have+a+query&type=phone_number&app_absent=0 List of courses ★Practical and advanced Tcl video course ★Introduction to SoC Design And Architecture Video Course ★Introduction to functional verification video course ★Digital Design using VHDL video course ★Low power Video Course ★Logic design fundamentals video course ★Introductioon to SVA and functional coverage video course ★Logic synthesis video course ★Unix for VLSI Engineers video course ★System Verilog for design Video Course ★Basic of TCL video course ★Digital Design with Verilog Video Course ★STA Advanced Video course ★VLSI Design Flow video course ★Details of UPF Written course ★ML and Neural networks video course ★Introduction to formal verification video course ★Low power written course ★Basic and Advanced Concepts in Physical Design Video Course ★VLSI Testing and DFT video course ★Timing Constraints (SDC) video course ★Hardware for deep learning video course ★Introduction to STA and SDC Video course ★CDC Concepts Basics Video course ★Advanced Concepts in Physical Design written course ★Hardware for deep learning written course ★STA Basics written course ★CDC Basic written course ★Advanced CDC Video course ★Timing constraints (SDC) written course ★Basic Concepts Physical Design Written Course ★RTL Design Best Practices and Lint ★UART Concepts Design and Verification Video Course ★RISC V Microarchitecture design and Verification ★Gate Level Simulation video course

Hi all, I have hardened a processor, does anyone know if in any of the reports that are generated in the process is provided the maximum operating frequency of the circuit or otherwise anyone has any idea how you could estimate or calculate a maximum operating frequency from some other metric that is generated in any of the reports.

The first offer is already gone. Don't miss black friday offers with more than 70% off. Contact to book - https://api.whatsapp.com/send/?phone=919817182494&text=Hi+vlsideepdive%2C+I+have+a+query&type=phone_number&app_absent=0 List of courses ★Practical and advanced Tcl video course ★Introduction to SoC Design And Architecture Video Course ★Introduction to functional verification video course ★Digital Design using VHDL video course ★Low power Video Course ★Logic design fundamentals video course ★Introductioon to SVA and functional coverage video course ★Logic synthesis video course ★Unix for VLSI Engineers video course ★System Verilog for design Video Course ★Basic of TCL video course ★Digital Design with Verilog Video Course ★STA Advanced Video course ★VLSI Design Flow video course ★Details of UPF Written course ★ML and Neural networks video course ★Introduction to formal verification video course ★Low power written course ★Basic and Advanced Concepts in Physical Design Video Course ★VLSI Testing and DFT video course ★Timing Constraints (SDC) video course ★Hardware for deep learning video course ★Introduction to STA and SDC Video course ★CDC Concepts Basics Video course ★Advanced Concepts in Physical Design written course ★Hardware for deep learning written course ★STA Basics written course ★CDC Basic written course ★Advanced CDC Video course ★Timing constraints (SDC) written course ★Basic Concepts Physical Design Written Course ★RTL Design Best Practices and Lint ★UART Concepts Design and Verification Video Course ★RISC V Microarchitecture design and Verification ★Gate Level Simulation video course

https://github.com/alugupta/ACT/blob/main/tutorial/slides/pdf/ACT_MICRO_model.pdf About ACT An Architectural Carbon Modeling Tool for Designing Sustainable Computer Systems

RISC-V Microarchitecture, RTL Design and Verification by vlsideepdive Format: Online live webinars Contact to book - https://api.whatsapp.com/send/?phone=919817182494&text=Hi+vlsideepdive%2C+I+have+a+query&type=phone_number&app_absent=0 Content: This program includes live lectures, lifetime access to recorded videos, practical assignments, and labs. It covers various aspects of RISC-V microarchitecture, RTL design, and verification. ★RISCV fundamentals ★Architectural State and Instruction Set ★Design Process ★Microarchitectures ★Performance analysis ★ Single-cycle processor ★Single cycle datapath ★Single cycle control ★Adding more instructions ★Multicycle processor (datapath, control, adding more instructions) ★Pipelined processor (datapath, control, hazards) ★Design and walkthrough of RTL (Verilog) of single cycle processor line-by-line ★ Line-by-line testbench walkthrough of single-cycle processor ★Advanced microarchitecture ★Deep pipelines ★Branch prediction ★Superscaler processors ★Out of order processor ★Multithreading concepts ★ Multi-core concepts ★ Line-by-line RTL walkthrough of ibex RISC-V core ★ Line-by-line verification and testbench walkthrough of ibex RISC-V core Certification: Offers a certificate upon course completion. Target Audience: Individuals seeking a comprehensive and interactive learning experience in RISC-V RTL design and verification.

RISC-V Microarchitecture, RTL Design and Verification by vlsideepdive Format: Online live webinars Contact to book - https://api.whatsapp.com/send/?phone=919817182494&text=Hi+vlsideepdive%2C+I+have+a+query&type=phone_number&app_absent=0 Content: This program includes live lectures, lifetime access to recorded videos, practical assignments, and labs. It covers various aspects of RISC-V microarchitecture, RTL design, and verification. ★RISCV fundamentals ★Architectural State and Instruction Set ★Design Process ★Microarchitectures ★Performance analysis ★ Single-cycle processor ★Single cycle datapath ★Single cycle control ★Adding more instructions ★Multicycle processor (datapath, control, adding more instructions) ★Pipelined processor (datapath, control, hazards) ★Design and walkthrough of RTL (Verilog) of single cycle processor line-by-line ★ Line-by-line testbench walkthrough of single-cycle processor ★Advanced microarchitecture ★Deep pipelines ★Branch prediction ★Superscaler processors ★Out of order processor ★Multithreading concepts ★ Multi-core concepts ★ Line-by-line RTL walkthrough of ibex RISC-V core ★ Line-by-line verification and testbench walkthrough of ibex RISC-V core Certification: Offers a certificate upon course completion. Target Audience: Individuals seeking a comprehensive and interactive learning experience in RISC-V RTL design and verification.

• Construct AI for EDA platform and introduce trained AI model to the EDA platform #generative-ai

AI for EDA https://ai4eda.github.io/

Welcome!

Ted Johansson

joined #general.

cyber_monday.png

Welcome!

shaheryarahmed19

joined #general.

Contact to book - https://api.whatsapp.com/send/?phone=919817182494&text=Hi+vlsideepdive%2C+I+have+a+query&type=phone_number&app_absent=0

Hey all! Just a few questions: can the open source tools/work flows be used with proprietary PDKs as well? How mature is the ecosystem for new startups to use open source EDA tools not only for taping out prototypes but for production as well?

Hello everyone, it says that there are 38 I/O in Caravel, but I cannot understand this. For example, I want to use io_in[0], but since I do not drive io_out[0], yosys gives an error. How would I use ports for input and output. Thanks in advance.

In chip design, a hierarchical timing constraints flow is a structured approach to managing timing constraints in complex designs that consist of multiple sub-blocks or modules. Don't miss the upcoming timing constraints workshop this weekend - contact to book - https://api.whatsapp.com/send/?phone=919817182494&text=Hi+vlsideepdive%2C+I+have+a+query&type=phone_number&app_absent=0 Here's a general overview of how this flow works: ★Partitioning the Design: The design is divided into smaller, more manageable blocks or modules. This makes it easier to focus on specific sections of the design at a time. ★Defining Block-Level Constraints: For each block or module, timing constraints are defined. These constraints include things like clock definitions, input and output delays, and false path specifications. The idea is to ensure that each block meets its timing requirements independently. ★Bottom-Up Constraint Refinement: After defining the constraints at the block level, they are refined as the blocks are integrated into the higher-level design. This step often involves iterative analysis and adjustments to ensure that the constraints of individual blocks don't conflict with each other and that the overall design's timing requirements are met. ★Top-Level Integration: Once the blocks are integrated, the entire design is analyzed at the top level. This analysis includes checking for timing violations across the different blocks and ensuring that the integrated design meets the global timing requirements. ★Propagation of Constraints: Constraints and timing information from the top level can be propagated down to the lower levels to refine the block-level constraints further. This feedback loop helps in optimizing the timing across the entire hierarchy. ★Verification and Sign-off: The final step involves a thorough verification of the design against all the timing constraints. Tools like static timing analysis (STA) are used to ensure that the design meets all the required timing specifications before it is signed off for fabrication. ★Iterative Refinement: Throughout the process, there may be several iterations of analysis, adjustment, and refinement of timing constraints to address any timing issues that arise as the design evolves. This hierarchical approach helps manage the complexity of large-scale chip designs, allowing for more efficient and accurate timing analysis and optimization.

"Explore an opportunity in our RISC-V design and verification course. This program offers a hands-on journey through the design of an RV32 processor. Starting with a single-cycle model, we'll advance to a multi-cycle and then a pipelined architecture, incorporating custom extensions. Practical learning is a key focus, as we'll use Verilog for design and testbench development. The course also includes an in-depth review of the ibex open-source core by lowRISC, a Google initiative. Participants will gain insights into architectural and microarchitectural concepts, covering branch prediction, superscalar design, out-of-order execution, and multi-core/multi-threading technologies. This is an ideal course for those looking to deepen their understanding of modern processor design." The crash course is this weekend. https://vlsideepdive.com/risc-v-microarchitecture-rtl-design-and-verification/

Welcome!

haziqrohail

joined #general.

Join VSD 90,000+ Customers: Transform Your Career in Semiconductors for Rs. 389! We're celebrating a milestone at our learning platform: serving over 90,000 customers globally in cutting-edge fields like VLSI, semiconductors, and RISC-V. Your support has been phenomenal, and we're thrilled to have you as part of our community. In honor of this achievement, we're offering you an exclusive 24-hour deal to further your skills. Enroll now and secure lifetime access to our top-rated courses for just Rs. 389. That's right – unparalleled expertise at your fingertips, anytime, anywhere. Don't miss this opportunity to enhance your career in some of the most exciting technology sectors. Act fast and join the ranks of professionals who are shaping the future. Cheers to learning and growing together! SoC planning and Physical Design VSD - Physical Design Flow VSD - Clock Tree Synthesis - Part 1 VSD - Clock Tree Synthesis - Part 2 VSD - SoC Design of the PicoRV32 RISCV micro-processor VSD Intern – Mixed Signal Physical Design Flow Sign-off analysis VSD - Static Timing Analysis - I VSD - Static Timing Analysis - II VSD - Library characterization and modelling - Part 1 VSD - Static Timing Analysis (STA) Webinar VSD - Signal Integrity VSD - Timing ECO (engineering change order) webinar VSD - Distributed timing analysis within 100 lines of code RISC-V, Machine Intelligence in EDA/CAD VSD - RISCV: Instruction Set Architecture (ISA) - Part 1a VSD - RISCV: Instruction Set Architecture (ISA) - Part 1b VSD - Making the Raven chip: How to design a RISC-V SoC VSD – Mixed signal RISC-V based SoC on FPGA VSD - Pipelining RISC-V with Transaction-Level Verilog VSD - Machine Intelligence in EDA/CAD Circuit design and layout fundamentals VSD - Circuit Design & SPICE Simulations - Part 1 VSD - Circuit Design & SPICE Simulations - Part 2 VSD - Custom Layout Analog IP design using SKY130 VSD Intern - OpenRAM configuration for 4kB SRAM using Sky130 VSD Intern – Analog Bandgap Reference design using Sky130 VSD Intern – Analog Comparator Design using Sky130 VSD Intern – DAC IP design using Sky130 PDKs – Part 1 (specifications design) VSD Intern - DAC IP Design using Sky130 PDKs - Part 2 (circuit design) VSD Intern – DAC IP design using Sky130 PDKs – Part 3 (layout design) VSD Intern - 10-bit DAC design using eSim and Sky130 CAD/EDA automation and basic UNIX/IT VSD - A complete guide to installing open-source EDA tools VSD - A complete guide to installing Openlane and Sky130nm PDK VSD - TCL programming - From novice to expert - Part 1 VSD - TCL programming - From novice to expert - Part 2 RTL design, Synthesis, FPGA and Verification VSD - RTL Synthesis Q&A Webinar VSD - Pipelining RISC-V with Transaction-Level Verilog VSD – Mixed signal RISC-V based SoC on FPGA VSD - Embedded-UVM(Open Source Verification and Emulation)

Hardware accelerators for AI applications are specialized pieces of hardware designed to efficiently execute the complex mathematical computations required for machine learning and deep learning tasks. Don't miss the upcoming hardware design for AI workshop - contact to know more and book - https://api.whatsapp.com/send/?phone=919817182494&text=Hi+vlsideepdive%2C+I+have+a+query&type=phone_number&app_absent=0 Here are some specific aspects that make them well-suited for AI applications: ★ Optimized for Parallel Processing: AI algorithms, especially those in neural networks, benefit significantly from parallel processing. Hardware accelerators like GPUs (Graphics Processing Units) and TPUs (Tensor Processing Units) are optimized for handling multiple operations concurrently, which speeds up the training and inference phases of AI models. ★ High Throughput: These accelerators are designed to handle a large number of operations per second, which is crucial for processing the vast amounts of data used in machine learning. ★ Specialized Instruction Sets: They often include specialized instruction sets that are tailored for AI workloads, such as matrix multiplication and other linear algebra operations, which are fundamental in deep learning. ★ Energy Efficiency: Compared to general-purpose processors like CPUs, AI accelerators are often more energy-efficient for AI tasks, balancing performance with power consumption, which is critical in large data centers and for environmentally conscious computing. ★Memory Bandwidth: High memory bandwidth is crucial for AI applications due to the large volume of data that needs to be processed. Hardware accelerators often come with high-speed memory and efficient memory interfaces. Hardware accelerators for AI are crucial in advancing the field of artificial intelligence by providing the necessary computational power, efficiency, and support for the complex and data-intensive tasks involved in machine learning and deep learning.

I hope you don’t mind, but this could be relevant for some of you. At DTU we have a new position open for a professor in chop design: https://efzu.fa.em2.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX_1/job/2781/?utm_medium=jobshare

A snippet of upcoming RISC-V microarchitecture, design (rtl) and verification course this weekend, don't miss your slot - contact and book - https://api.whatsapp.com/send/?phone=919817182494&text=Hi+vlsideepdive%2C+I+have+a+query&type=phone_number&app_absent=0

Launch Alert: RISC-V “pi” Version of VSDSquadron Board Coming Soon Exciting times ahead for our community of developers, students, and hobbyists! We’re thrilled to announce that the “pi” version of our RISC-V VSDSquadron board is set to launch very soon. This groundbreaking board is poised to redefine accessible computing. Stay tuned for more updates. Your passion fuels our innovation. https://www.linkedin.com/posts/kunal-ghosh-vlsisystemdesign-com-28084836_%3F%3F%3F%3F%3F%3F-%3F%3F%3F%3F%3F-%3F%3F%3F%3F-%3F-%3F%3F-activity-7135919916842459136-le8A?utm_source=share&utm_medium=member_ios

Last day to book your seat for the RISC-V microarchitecture, rtl design and verification workshop this weekend! Use the link to contact and book your seat - https://api.whatsapp.com/send/?phone=919817182494&text=Hi+vlsideepdive%2C+I+have+a+query&type=phone_number&app_absent=0